Wafer-Level Testing and Test During Burn-In for Integrated Circuits

Wafer-Level Testing and Test During Burn-In for Integrated Circuits by Sudarshan Bahukudumbi


ISBN
9781596939899
Published
Binding
Hardcover
Pages
210
Dimensions
157 x 231 x 18mm

Wafer-level testing refers to a critical process of subjecting integrated circuits and semiconductor devices to electrical testing while they are still in wafer form. Burn-in is a temperature/bias reliability stress test used in detecting and screening out potential early life device failures. This hands-on resource provides a comprehensive analysis of these methods, showing how wafer-level testing during burn-in (WLTBI) helps lower product cost in semiconductor manufacturing. Engineers learn how to implement the testing of integrated circuits at the wafer-level under various resource constraints. Moreover, this unique book helps practitioners address the issue of enabling next generation products with previous generation testers. Practitioners also find expert insights on current industry trends in WLTBI test solutions.
EOFY 2025 Book Frenzy
194.64
RRP: $228.99
15% off RRP


This product is unable to be ordered online. Please check in-store availability.
Instore Price: $228.99
Enter your Postcode or Suburb to view availability and delivery times.

You might also like


RRP refers to the Recommended Retail Price as set out by the original publisher at time of release.
The RRP set by overseas publishers may vary to those set by local publishers due to exchange rates and shipping costs.
Due to our competitive pricing, we may have not sold all products at their original RRP.